riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

critical bug fixed for tileable routing: delayless and wire2ipin switch was reverted

This commit is contained in:
tangxifan 2020-03-20 17:23:19 -06:00
parent 2c0c5a061b
commit 060c1a41d9
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr/src/route/rr_graph.cpp
View File

@ -359,8 +359,8 @@ void create_rr_graph(const t_graph_type graph_type,
det_routing_arch->switch_block_subtype,
det_routing_arch->subFs,
segment_inf,
det_routing_arch->wire_to_arch_ipin_switch,
det_routing_arch->delayless_switch,
det_routing_arch->wire_to_arch_ipin_switch,
det_routing_arch->R_minW_nmos,
det_routing_arch->R_minW_pmos,
base_cost_type,