riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] code format

This commit is contained in:
tangxifan 2024-07-08 18:35:23 -07:00
parent c7d6c3ab61
commit 03c1c6f917
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga_flow/vpr_arch/k4_N4_tileable_IoSubtile_PerimeterCb_40nm.xml
View File

@ -67,7 +67,7 @@
<pinlocations pattern="custom">
<loc side="left"/>
<loc side="top"/>
<loc side="right"></loc>
<loc side="right"/>
<loc side="bottom">fpga_input[0:3].inpad</loc>
</pinlocations>
</sub_tile>
@ -95,7 +95,7 @@
<pinlocations pattern="custom">
<loc side="left">fpga_input[0:3].inpad</loc>
<loc side="right"/>
<loc side="top"></loc>
<loc side="top"/>
<loc side="bottom"/>
</pinlocations>
</sub_tile>
@ -122,7 +122,7 @@
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left"/>
<loc side="right"></loc>
<loc side="right"/>
<loc side="top">fpga_input[0:3].inpad</loc>
<loc side="bottom"/>
</pinlocations>
@ -152,7 +152,7 @@
<loc side="left"/>
<loc side="right">fpga_input[0:3].inpad</loc>
<loc side="top"/>
<loc side="bottom"></loc>
<loc side="bottom"/>
</pinlocations>
</sub_tile>
<sub_tile name="fpga_output" capacity="2">