OpenFPGA/yosys/manual/PRESENTATION_ExAdv/sym_mul_test.ys

7 lines
149 B
Plaintext
Raw Normal View History

read_verilog sym_mul_test.v
hierarchy -check -top test
techmap -map sym_mul_map.v;;
show -prefix sym_mul -format pdf -notitle -lib sym_mul_cells.v