OpenFPGA/yosys/tests/lut/map_not.v

6 lines
73 B
Coq
Raw Normal View History

module top(...);
input a;
output y;
assign y = ~a;
endmodule