riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/various/reg_wire_error.ys

2 lines
35 B
Plaintext
Raw Normal View History

Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
read_verilog -sv reg_wire_error.sv