OpenFPGA/yosys/tests/simple/attrib01_module.v

22 lines
358 B
Coq
Raw Normal View History

2019-11-27 15:40:39 -06:00
module bar(clk, rst, inp, out);
input wire clk;
input wire rst;
input wire inp;
output reg out;
always @(posedge clk)
if (rst) out <= 1'd0;
else out <= ~inp;
endmodule
module foo(clk, rst, inp, out);
input wire clk;
input wire rst;
input wire inp;
output wire out;
bar bar_instance (clk, rst, inp, out);
endmodule