OpenFPGA/yosys/tests/various/elab_sys_tasks.ys

2 lines
35 B
Plaintext
Raw Normal View History

2019-11-27 15:40:39 -06:00
read_verilog -sv elab_sys_tasks.sv