OpenFPGA/yosys/tests/errors/syntax_err01.v

5 lines
38 B
Coq
Raw Normal View History

module a;
integer [31:0]w;
endmodule