OpenFPGA/yosys/tests/sva/.gitignore

8 lines
88 B
Plaintext
Raw Normal View History

/*_pass.sby
/*_fail.sby
/*_pass
/*_fail
/*.ok
/vhdlpsl[0-9][0-9]
/vhdlpsl[0-9][0-9].sby