OpenFPGA/yosys/tests/lut/map_or.v

6 lines
77 B
Coq
Raw Normal View History

module top(...);
input a, b;
output y;
assign y = a|b;
endmodule