OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and.v

15 lines
124 B
Coq
Raw Normal View History

2020-04-06 01:32:06 -05:00
`timescale 1ns / 1ps
module top(
a,
b,
c);
input wire a;
input wire b;
output wire c;
assign c = a & b;
endmodule