OpenFPGA/yosys/manual/PRESENTATION_ExAdv/red_or3x1_test.v

6 lines
82 B
Coq
Raw Normal View History

module test (A, Y);
input [6:0] A;
output Y;
assign Y = |A;
endmodule