OpenFPGA/yosys/examples/anlogic/demo.adc

3 lines
112 B
Plaintext
Raw Normal View History

set_pin_assignment {CLK_IN} { LOCATION = K14; } ##24MHZ
set_pin_assignment {R_LED} { LOCATION = R3; } ##R_LED