OpenFPGA/yosys/techlibs/xilinx/tests/.gitignore

7 lines
64 B
Plaintext
Raw Normal View History

bram1_cmp
bram1.mk
bram1_[0-9]*/
bram2.log
bram2_syn.v
bram2_tb