OpenFPGA/yosys/backends/verilog/Makefile.inc

4 lines
45 B
PHP
Raw Normal View History

OBJS += backends/verilog/verilog_backend.o