OpenFPGA/yosys/tests/errors/syntax_err12.v

8 lines
72 B
Coq
Raw Normal View History

interface iface;
endinterface
module a (
iface x = 1'b0
);
endmodule