OpenFPGA/yosys/tests/errors/syntax_err05.v

5 lines
35 B
Coq
Raw Normal View History

module a;
input x[2:0];
endmodule