OpenFPGA/yosys/tests/asicworld/code_tidbits_wire_example.v

10 lines
106 B
Coq
Raw Normal View History

module wire_example( a, b, y);
input a, b;
output y;
wire a, b, y;
assign y = a & b;
endmodule