OpenFPGA/yosys/manual/PRESENTATION_ExSyn/memory_01.ys

4 lines
71 B
Plaintext
Raw Normal View History

read_verilog memory_01.v
hierarchy -check -top test
proc;; memory; opt