OpenFPGA/libs/libnamemanager/example/example_module_names_expect...

7 lines
265 B
XML
Raw Normal View History

2023-09-15 19:38:51 -05:00
<module_names>
<module_name default="tile_0__1_" given="tile_io_bottom"/>
<module_name default="tile_1__1_" given="tile_clb"/>
<module_name default="tile_1__0_" given="tile_io_left"/>
<module_name default="tile_3__0_" given="tile_io_left"/>
</module_names>