OpenFPGA/yosys/examples/anlogic/demo.ys

4 lines
65 B
Plaintext
Raw Normal View History

read_verilog demo.v
synth_anlogic -top demo
write_verilog full.v