31 lines
1.2 KiB
Bash
31 lines
1.2 KiB
Bash
|
#!/bin/bash
|
||
|
|
set -e
|
||
|
|
|
||
|
|
start_section "OpenFPGA+VPR7.TaskTun" "${GREEN}..Running_Regression..${NC}"
|
||
|
|
cd ${TRAVIS_BUILD_DIR}
|
||
|
|
|
||
|
|
###############################################
|
||
|
|
# OpenFPGA with VPR7
|
||
|
|
# TO BE DEPRECATED
|
||
|
|
##############################################
|
||
|
|
echo -e "Testing single-mode architectures";
|
||
|
|
python3 openfpga_flow/scripts/run_fpga_task.py single_mode --debug --show_thread_logs
|
||
|
|
#python3 openfpga_flow/scripts/run_fpga_task.py s298
|
||
|
|
|
||
|
|
echo -e "Testing multi-mode architectures";
|
||
|
|
python3 openfpga_flow/scripts/run_fpga_task.py multi_mode --maxthreads 4 --debug --show_thread_logs
|
||
|
|
|
||
|
|
echo -e "Testing compact routing techniques";
|
||
|
|
python3 openfpga_flow/scripts/run_fpga_task.py compact_routing --debug --show_thread_logs
|
||
|
|
|
||
|
|
echo -e "Testing tileable architectures";
|
||
|
|
python3 openfpga_flow/scripts/run_fpga_task.py tileable_routing --debug --show_thread_logs
|
||
|
|
|
||
|
|
echo -e "Testing Verilog generation with explicit port mapping ";
|
||
|
|
python3 openfpga_flow/scripts/run_fpga_task.py explicit_verilog --debug --show_thread_logs
|
||
|
|
|
||
|
|
echo -e "Testing Verilog generation with grid pin duplication ";
|
||
|
|
python3 openfpga_flow/scripts/run_fpga_task.py duplicate_grid_pin --debug --show_thread_logs
|
||
|
|
|
||
|
|
end_section "OpenFPGA+VPR7.TaskTun"
|