riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/frontends/vhdl2verilog/Makefile.inc

2 lines
46 B
PHP
Raw Normal View History

Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
OBJS += frontends/vhdl2verilog/vhdl2verilog.o