2018-10-03 18:10:29 -05:00
|
|
|
#!/bin/sh
|
|
|
|
# Example of how to run vpr
|
|
|
|
|
2019-01-10 01:06:20 -06:00
|
|
|
# The paths need to be absolute hence we modify a keyword with PWD
|
|
|
|
|
|
|
|
sed "s:OPENFPGAPATH:${PWD}/..:g" example_1_template.xml > example_1.xml
|
|
|
|
|
2018-10-03 18:10:29 -05:00
|
|
|
# Pack, place, and route a heterogeneous FPGA
|
|
|
|
# Packing uses the AAPack algorithm
|
2018-11-14 15:01:39 -06:00
|
|
|
../vpr7_x2p/vpr/vpr ./example_1.xml ./example_1.blif --full_stats --nodisp --route_chan_width 30 --fpga_spice --fpga_spice_rename_illegal_port --fpga_spice_dir ./spice_test_example_1 --fpga_spice_print_top_testbench --fpga_spice_print_grid_testbench --fpga_spice_print_cb_testbench --fpga_spice_print_sb_testbench --fpga_spice_print_lut_testbench --fpga_spice_print_hardlogic_testbench --fpga_spice_print_pb_mux_testbench --fpga_spice_print_cb_mux_testbench --fpga_spice_print_sb_mux_testbench --fpga_verilog --fpga_verilog_dir ./verilog_test_example_1
|
2018-10-03 18:10:29 -05:00
|
|
|
|
|
|
|
|
|
|
|
|