riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr/test/.gitignore

3 lines
58 B
Plaintext
Raw Normal View History

add vpr8 libs and core engine for further integration
2020-01-03 17:14:42 -06:00
#Ignore generated RR graph
test_read_rrgraph_metadata.xml