OpenFPGA/yosys/tests/aiger/toggle-re.aag

15 lines
86 B
Plaintext
Raw Normal View History

aag 7 2 1 2 4
2
4
6 8
6
7
8 4 10
10 13 15
12 2 6
14 3 7
i0 enable
i1 reset
o0 Q
o1 !Q