OpenFPGA/yosys/tests/errors/syntax_err03.v

8 lines
55 B
Coq
Raw Normal View History

module a;
task to (
input [3]x
);
endtask
endmodule