OpenFPGA/yosys/tests/errors/syntax_err02.v

8 lines
65 B
Coq
Raw Normal View History

module a;
task to (
input integer [3:0]x
);
endtask
endmodule