OpenFPGA/yosys/examples/cmos/counter.ys

17 lines
398 B
Plaintext
Raw Normal View History

read_verilog counter.v
read_verilog -lib cmos_cells.v
synth
dfflibmap -liberty cmos_cells.lib
abc -liberty cmos_cells.lib
opt_clean
stat -liberty cmos_cells.lib
# http://vlsiarch.ecen.okstate.edu/flows/MOSIS_SCMOS/latest/cadence/lib/tsmc025/signalstorm/osu025_stdcells.lib
# dfflibmap -liberty osu025_stdcells.lib
# abc -liberty osu025_stdcells.lib;;
write_verilog synth.v
write_spice synth.sp