OpenFPGA/openfpga_flow/openfpga_cell_library/verilog_sources.f

24 lines
406 B
FortranFixed
Raw Normal View History

verilog/adder.v
verilog/aib.v
verilog/buf4.v
verilog/dff.v
verilog/dpram.v
verilog/dpram16k.v
verilog/dpram1k.v
verilog/dpram8k.v
verilog/dpram_2048x8.v
verilog/frac_mem_32k.v
verilog/frac_mult_16x16.v
verilog/gpio.v
verilog/inv.v
verilog/latch.v
verilog/lut6.v
verilog/mult_32x32.v
verilog/mult_36x36.v
verilog/mult_8x8.v
verilog/mux2.v
verilog/or2.v
verilog/spram_4x1.v
verilog/sram.v
verilog/tap_buf4.v