This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
5be9e9b736
OpenFPGA
/
yosys
/
tests
/
aiger
/
cnt1e.aag
10 lines
66 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
aag 5 1 1 0 3 1
2
4 10
4
6 5 3
8 4 2
10 9 7
b0 AIGER_NEVER
Upgrade to yosys-0.9
2019-11-27 15:40:39 -06:00
i0 po0