riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/manual/CHAPTER_Eval/or1200_ys.prj

2 lines
27 B
Plaintext
Raw Normal View History

Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
verilog work "or1200_ys.v"