OpenFPGA/yosys/examples/igloo2/example.ys

4 lines
84 B
Plaintext
Raw Normal View History

read_verilog example.v
synth_sf2 -top top -edif netlist.edn
write_verilog netlist.v