2020-07-05 13:10:12 -05:00
|
|
|
#ifndef SPICE_ESSENTIAL_GATES_H
|
|
|
|
#define SPICE_ESSENTIAL_GATES_H
|
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
* Include header files that are required by function declaration
|
|
|
|
*******************************************************************/
|
2020-07-17 14:01:08 -05:00
|
|
|
#include <map>
|
2022-10-06 19:08:50 -05:00
|
|
|
#include <string>
|
|
|
|
|
2020-07-17 14:01:08 -05:00
|
|
|
#include "circuit_library.h"
|
2022-10-06 19:08:50 -05:00
|
|
|
#include "module_manager.h"
|
|
|
|
#include "netlist_manager.h"
|
2020-07-05 15:50:29 -05:00
|
|
|
#include "technology_library.h"
|
2020-07-05 13:10:12 -05:00
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
* Function declaration
|
|
|
|
*******************************************************************/
|
|
|
|
|
|
|
|
/* begin namespace openfpga */
|
|
|
|
namespace openfpga {
|
|
|
|
|
2020-09-20 12:19:06 -05:00
|
|
|
int print_spice_supply_wrappers(NetlistManager& netlist_manager,
|
|
|
|
const ModuleManager& module_manager,
|
|
|
|
const std::string& submodule_dir);
|
|
|
|
|
2022-10-06 19:08:50 -05:00
|
|
|
int print_spice_essential_gates(
|
|
|
|
NetlistManager& netlist_manager, const ModuleManager& module_manager,
|
|
|
|
const CircuitLibrary& circuit_lib, const TechnologyLibrary& tech_lib,
|
|
|
|
const std::map<CircuitModelId, TechnologyModelId>& circuit_tech_binding,
|
|
|
|
const std::string& submodule_dir);
|
2020-07-17 14:01:08 -05:00
|
|
|
|
2020-07-05 13:10:12 -05:00
|
|
|
} /* end namespace openfpga */
|
|
|
|
|
|
|
|
#endif
|