riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga/src/annotation/annotate_pb_graph.h

29 lines
959 B
C
Raw Normal View History

add physical type annotation for interconnects and inference
2020-01-28 22:59:10 -06:00
#ifndef ANNOTATE_PB_GRAPH_H
#define ANNOTATE_PB_GRAPH_H
/********************************************************************
* Include header files that are required by function declaration
*******************************************************************/
#include "openfpga_context.h"
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
#include "vpr_context.h"
rename pb_type annotation to device annotation
2020-02-12 10:52:18 -06:00
#include "vpr_device_annotation.h"
add physical type annotation for interconnects and inference
2020-01-28 22:59:10 -06:00
/********************************************************************
* Function declaration
*******************************************************************/
/* begin namespace openfpga */
namespace openfpga {
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
void annotate_pb_graph_interconnect_physical_type(
const DeviceContext& vpr_device_ctx,
VprDeviceAnnotation& vpr_pb_type_annotation, const bool& verbose_output);
add physical type annotation for interconnects and inference
2020-01-28 22:59:10 -06:00
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
void annotate_pb_graph(const DeviceContext& vpr_device_ctx,
rename pb_type annotation to device annotation
2020-02-12 10:52:18 -06:00
VprDeviceAnnotation& vpr_pb_type_annotation,
add verbose output option for openfpga linking architecture
2020-01-31 12:36:58 -06:00
const bool& verbose_output);
adding pb_graph_node annotation
2020-01-30 17:40:13 -06:00
add physical type annotation for interconnects and inference
2020-01-28 22:59:10 -06:00
} /* end namespace openfpga */
#endif