OpenFPGA/yosys/tests/asicworld/code_tidbits_nonblocking.v

18 lines
165 B
Coq
Raw Normal View History

module nonblocking (clk,a,c);
input clk;
input a;
output c;
wire clk;
wire a;
reg c;
reg b;
always @ (posedge clk )
begin
b <= a;
c <= b;
end
endmodule