2020-04-12 15:27:05 -05:00
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
# Configuration file for running experiments
|
|
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs
|
|
|
|
|
# Each job execute fpga_flow script on combination of architecture & benchmark
|
|
|
|
|
# timeout_each_job is timeout for each job
|
|
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
|
|
|
|
|
[GENERAL]
|
|
|
|
|
run_engine=openfpga_shell
|
|
|
|
|
power_tech_file = ${PATH:OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.xml
|
2021-04-27 21:05:04 -05:00
|
|
|
power_analysis = false
|
2020-04-12 15:27:05 -05:00
|
|
|
spice_output=false
|
|
|
|
|
verilog_output=true
|
|
|
|
|
timeout_each_job = 20*60
|
2021-04-27 21:05:04 -05:00
|
|
|
fpga_flow=yosys_vpr
|
2020-07-27 16:25:49 -05:00
|
|
|
|
|
|
|
|
[OpenFPGA_SHELL]
|
2021-04-28 00:34:42 -05:00
|
|
|
openfpga_shell_template=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_shell_scripts/fix_heterogeneous_device_example_script.openfpga
|
2021-04-28 12:28:53 -05:00
|
|
|
openfpga_arch_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_arch/k6_frac_N10_adder_chain_mem1K_40nm_openfpga.xml
|
2021-04-27 21:05:04 -05:00
|
|
|
openfpga_sim_setting_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
|
|
|
|
|
# VPR parameter
|
2020-09-21 19:44:13 -05:00
|
|
|
openfpga_vpr_device_layout=3x2
|
2020-04-12 15:27:05 -05:00
|
|
|
|
|
|
|
|
[ARCHITECTURES]
|
2021-04-28 12:28:53 -05:00
|
|
|
arch0=${PATH:OPENFPGA_PATH}/openfpga_flow/vpr_arch/k6_frac_N10_tileable_adder_chain_mem1K_40nm.xml
|
2020-04-12 15:27:05 -05:00
|
|
|
|
|
|
|
|
[BENCHMARKS]
|
2021-04-28 12:28:53 -05:00
|
|
|
bench0=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/micro_benchmark/dual_port_ram_1k/dual_port_ram_1k.v
|
2020-04-12 15:27:05 -05:00
|
|
|
|
|
|
|
|
[SYNTHESIS_PARAM]
|
2022-01-20 15:21:00 -06:00
|
|
|
# Yosys script parameters
|
|
|
|
|
bench_yosys_cell_sim_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_mem1K_40nm_cell_sim.v
|
|
|
|
|
bench_yosys_bram_map_rules_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_mem1K_40nm_bram.txt
|
|
|
|
|
bench_yosys_bram_map_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_mem1K_40nm_bram_map.v
|
2022-01-17 02:21:29 -06:00
|
|
|
bench_read_verilog_options_common = -nolatches
|
2021-04-27 21:05:04 -05:00
|
|
|
bench_yosys_common=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_flow.ys
|
|
|
|
|
bench_yosys_rewrite_common=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_yosys_vpr_flow_with_rewrite.ys;${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_rewrite_flow.ys
|
2021-04-28 12:28:53 -05:00
|
|
|
bench0_top = dual_port_ram_1k
|
2020-04-12 15:27:05 -05:00
|
|
|
|
|
|
|
|
[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
|
|
|
|
|
end_flow_with_test=
|
|
|
|
|
vpr_fpga_verilog_formal_verification_top_netlist=
|
