OpenFPGA/yosys/manual/PRESENTATION_ExSyn/proc_01.ys

4 lines
57 B
Plaintext
Raw Normal View History

read_verilog proc_01.v
hierarchy -check -top test
proc;;