OpenFPGA/yosys/manual/PRESENTATION_ExSyn/opt_01.ys

4 lines
53 B
Plaintext
Raw Normal View History

read_verilog opt_01.v
hierarchy -check -top test
opt