OpenFPGA/yosys/tests/sat/sizebits.ys

3 lines
62 B
Plaintext
Raw Normal View History

read_verilog -sv sizebits.sv
prep; sat -verify -prove-asserts