OpenFPGA/libs/libtileconfig/example/tile_config_example.xml

2 lines
26 B
XML
Raw Normal View History

<tiles style="top_left"/>