OpenFPGA/yosys/tests/sat/initval.ys

5 lines
62 B
Plaintext
Raw Normal View History

read_verilog -sv initval.v
proc;;
sat -seq 10 -prove-asserts