2020-05-01 10:55:38 -05:00
|
|
|
|
2020-05-01 15:47:08 -05:00
|
|
|
module routing_test(IN0,IN1,IN2, clk, OUT0,OUT1,OUT2);
|
2020-05-01 10:55:38 -05:00
|
|
|
|
|
|
|
input wire IN0,IN1,IN2,clk;
|
|
|
|
|
|
|
|
output reg OUT0, OUT1, OUT2;
|
|
|
|
|
|
|
|
always @(posedge clk)
|
|
|
|
begin
|
|
|
|
|
|
|
|
OUT0 <= IN0;
|
|
|
|
OUT1 <= IN1;
|
|
|
|
OUT2 <= IN2;
|
|
|
|
|
|
|
|
end
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
endmodule
|