OpenFPGA/libs/libopenfpgacapnproto/gen/unique_blocks_uxsdcxx_pre.c...

39 lines
891 B
Cap'n Proto
Raw Normal View History

2024-09-25 05:42:04 -05:00
# This file is generated by uxsdcap 0.1.0.
# https://github.com/duck2/uxsdcxx
# Modify only if your build process doesn't involve regenerating this file.
#
# Cmdline: /home/talaeikh/uxsdcxx/uxsdcap.py /home/talaeikh/vtr-verilog-to-routing/libs/librrgraph/src/io/rr_graph.xsd
# Input file: /home/talaeikh/vtr-verilog-to-routing/libs/librrgraph/src/io/rr_graph.xsd
# md5sum of input file: 9c14a0ddd3c6bc1e690ca6abf467bae6
@0xa136dddfdd48783b;
using Cxx = import "/capnp/c++.capnp";
$Cxx.namespace("uniqueblockcap");
enum BlockType {
cbx @0;
cby @1;
sb @2;
2024-09-25 05:42:04 -05:00
}
struct BlockInfo {
type @0: BlockType;
2024-09-26 22:34:57 -05:00
x @1: UInt32;
y @2: UInt32;
2024-09-25 05:42:04 -05:00
}
struct InstanceInfo {
2024-09-26 22:34:57 -05:00
x @0: UInt32;
y @1: UInt32;
}
struct UniqueBlockPacked {
blockInfo @0: BlockInfo;
instanceList @1: List(InstanceInfo);
}
struct UniqueBlockCompactInfo {
atomInfo @0: List(UniqueBlockPacked);
2024-09-25 05:42:04 -05:00
}