2020-02-17 18:57:43 -06:00
|
|
|
/********************************************************************
|
2022-10-06 19:08:50 -05:00
|
|
|
* Add commands to the OpenFPGA shell interface,
|
2020-02-17 18:57:43 -06:00
|
|
|
* in purpose of generate Verilog netlists modeling the full FPGA fabric
|
|
|
|
* This is one of the core engine of openfpga, including:
|
2022-10-06 19:08:50 -05:00
|
|
|
* - repack : create physical pbs and redo packing
|
2020-02-17 18:57:43 -06:00
|
|
|
*******************************************************************/
|
|
|
|
#include "openfpga_bitstream_command.h"
|
|
|
|
|
2023-01-06 23:11:12 -06:00
|
|
|
#include "openfpga_bitstream_command_template.h"
|
|
|
|
|
2020-02-17 18:57:43 -06:00
|
|
|
/* begin namespace openfpga */
|
|
|
|
namespace openfpga {
|
|
|
|
|
2020-03-02 11:39:19 -06:00
|
|
|
/********************************************************************
|
|
|
|
* Top-level function to add all the commands related to FPGA-Bitstream
|
|
|
|
*******************************************************************/
|
2020-02-17 18:57:43 -06:00
|
|
|
void add_openfpga_bitstream_commands(openfpga::Shell<OpenfpgaContext>& shell) {
|
2023-01-06 23:08:50 -06:00
|
|
|
add_bitstream_command_templates<OpenfpgaContext>(shell);
|
2022-10-06 19:08:50 -05:00
|
|
|
}
|
2020-02-17 18:57:43 -06:00
|
|
|
|
|
|
|
} /* end namespace openfpga */
|