riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/frontends/verilog/verilog_frontend.cc

615 lines
19 KiB
C++
Raw Normal View History

Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
/*
* yosys -- Yosys Open SYnthesis Suite
*
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
* ---
*
* The Verilog frontend.
*
* This frontend is using the AST frontend library (see frontends/ast/).
* Thus this frontend does not generate RTLIL code directly but creates an
* AST directly from the Verilog parse tree and then passes this AST to
* the AST frontend library.
*
*/
#include "verilog_frontend.h"
#include "kernel/yosys.h"
#include "libs/sha1/sha1.h"
#include <stdarg.h>
YOSYS_NAMESPACE_BEGIN
using namespace VERILOG_FRONTEND;
// use the Verilog bison/flex parser to generate an AST and use AST::process() to convert it to RTLIL
static std::vector<std::string> verilog_defaults;
static std::list<std::vector<std::string>> verilog_defaults_stack;
static void error_on_dpi_function(AST::AstNode *node)
{
if (node->type == AST::AST_DPI_FUNCTION)
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log_file_error(node->filename, node->linenum, "Found DPI function %s.\n", node->str.c_str());
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
for (auto child : node->children)
error_on_dpi_function(child);
}
struct VerilogFrontend : public Frontend {
VerilogFrontend() : Frontend("verilog", "read modules from Verilog file") { }
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
void help() YS_OVERRIDE
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" read_verilog [options] [filename]\n");
log("\n");
log("Load modules from a Verilog file to the current design. A large subset of\n");
log("Verilog-2005 is supported.\n");
log("\n");
log(" -sv\n");
log(" enable support for SystemVerilog features. (only a small subset\n");
log(" of SystemVerilog is supported)\n");
log("\n");
log(" -formal\n");
log(" enable support for SystemVerilog assertions and some Yosys extensions\n");
log(" replace the implicit -D SYNTHESIS with -D FORMAL\n");
log("\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log(" -noassert\n");
log(" ignore assert() statements\n");
log("\n");
log(" -noassume\n");
log(" ignore assume() statements\n");
log("\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log(" -norestrict\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log(" ignore restrict() statements\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log("\n");
log(" -assume-asserts\n");
log(" treat all assert() statements like assume() statements\n");
log("\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log(" -assert-assumes\n");
log(" treat all assume() statements like assert() statements\n");
log("\n");
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
log(" -debug\n");
log(" alias for -dump_ast1 -dump_ast2 -dump_vlog1 -dump_vlog2 -yydebug\n");
log("\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log(" -dump_ast1\n");
log(" dump abstract syntax tree (before simplification)\n");
log("\n");
log(" -dump_ast2\n");
log(" dump abstract syntax tree (after simplification)\n");
log("\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log(" -no_dump_ptr\n");
log(" do not include hex memory addresses in dump (easier to diff dumps)\n");
log("\n");
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
log(" -dump_vlog1\n");
log(" dump ast as Verilog code (before simplification)\n");
log("\n");
log(" -dump_vlog2\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log(" dump ast as Verilog code (after simplification)\n");
log("\n");
log(" -dump_rtlil\n");
log(" dump generated RTLIL netlist\n");
log("\n");
log(" -yydebug\n");
log(" enable parser debug output\n");
log("\n");
log(" -nolatches\n");
log(" usually latches are synthesized into logic loops\n");
log(" this option prohibits this and sets the output to 'x'\n");
log(" in what would be the latches hold condition\n");
log("\n");
log(" this behavior can also be achieved by setting the\n");
log(" 'nolatches' attribute on the respective module or\n");
log(" always block.\n");
log("\n");
log(" -nomem2reg\n");
log(" under certain conditions memories are converted to registers\n");
log(" early during simplification to ensure correct handling of\n");
log(" complex corner cases. this option disables this behavior.\n");
log("\n");
log(" this can also be achieved by setting the 'nomem2reg'\n");
log(" attribute on the respective module or register.\n");
log("\n");
log(" This is potentially dangerous. Usually the front-end has good\n");
log(" reasons for converting an array to a list of registers.\n");
log(" Prohibiting this step will likely result in incorrect synthesis\n");
log(" results.\n");
log("\n");
log(" -mem2reg\n");
log(" always convert memories to registers. this can also be\n");
log(" achieved by setting the 'mem2reg' attribute on the respective\n");
log(" module or register.\n");
log("\n");
log(" -nomeminit\n");
log(" do not infer $meminit cells and instead convert initialized\n");
log(" memories to registers directly in the front-end.\n");
log("\n");
log(" -ppdump\n");
log(" dump Verilog code after pre-processor\n");
log("\n");
log(" -nopp\n");
log(" do not run the pre-processor\n");
log("\n");
log(" -nodpi\n");
log(" disable DPI-C support\n");
log("\n");
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
log(" -noblackbox\n");
log(" do not automatically add a (* blackbox *) attribute to an\n");
log(" empty module.\n");
log("\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log(" -lib\n");
log(" only create empty blackbox modules. This implies -DBLACKBOX.\n");
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
log(" modules with the (* whitebox *) attribute will be preserved.\n");
log(" (* lib_whitebox *) will be treated like (* whitebox *).\n");
log("\n");
log(" -nowb\n");
log(" delete (* whitebox *) and (* lib_whitebox *) attributes from\n");
log(" all modules.\n");
log("\n");
log(" -specify\n");
log(" parse and import specify blocks\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log("\n");
log(" -noopt\n");
log(" don't perform basic optimizations (such as const folding) in the\n");
log(" high-level front-end.\n");
log("\n");
log(" -icells\n");
log(" interpret cell types starting with '$' as internal cell types\n");
log("\n");
Upgrade to yosys-0.9
2019-11-27 15:40:39 -06:00
log(" -pwires\n");
log(" add a wire for each module parameter\n");
log("\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log(" -nooverwrite\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log(" ignore re-definitions of modules. (the default behavior is to\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log(" create an error message if the existing module is not a black box\n");
log(" module, and overwrite the existing module otherwise.)\n");
log("\n");
log(" -overwrite\n");
log(" overwrite existing modules with the same name\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log("\n");
log(" -defer\n");
log(" only read the abstract syntax tree and defer actual compilation\n");
log(" to a later 'hierarchy' command. Useful in cases where the default\n");
log(" parameters of modules yield invalid or not synthesizable code.\n");
log("\n");
log(" -noautowire\n");
log(" make the default of `default_nettype be \"none\" instead of \"wire\".\n");
log("\n");
log(" -setattr <attribute_name>\n");
log(" set the specified attribute (to the value 1) on all loaded modules\n");
log("\n");
log(" -Dname[=definition]\n");
log(" define the preprocessor symbol 'name' and set its optional value\n");
log(" 'definition'\n");
log("\n");
log(" -Idir\n");
log(" add 'dir' to the directories which are used when searching include\n");
log(" files\n");
log("\n");
log("The command 'verilog_defaults' can be used to register default options for\n");
log("subsequent calls to 'read_verilog'.\n");
log("\n");
log("Note that the Verilog frontend does a pretty good job of processing valid\n");
log("verilog input, but has not very good error reporting. It generally is\n");
log("recommended to use a simulator (for example Icarus Verilog) for checking\n");
log("the syntax of the code, rather than to rely on read_verilog for that.\n");
log("\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
log("Depending on if read_verilog is run in -formal mode, either the macro\n");
log("SYNTHESIS or FORMAL is defined automatically. In addition, read_verilog\n");
log("always defines the macro YOSYS.\n");
log("\n");
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log("See the Yosys README file for a list of non-standard Verilog features\n");
log("supported by the Yosys Verilog front-end.\n");
log("\n");
}
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
void execute(std::istream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
{
bool flag_dump_ast1 = false;
bool flag_dump_ast2 = false;
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
bool flag_no_dump_ptr = false;
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
bool flag_dump_vlog1 = false;
bool flag_dump_vlog2 = false;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
bool flag_dump_rtlil = false;
bool flag_nolatches = false;
bool flag_nomeminit = false;
bool flag_nomem2reg = false;
bool flag_mem2reg = false;
bool flag_ppdump = false;
bool flag_nopp = false;
bool flag_nodpi = false;
bool flag_noopt = false;
bool flag_icells = false;
Upgrade to yosys-0.9
2019-11-27 15:40:39 -06:00
bool flag_pwires = false;
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
bool flag_nooverwrite = false;
bool flag_overwrite = false;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
bool flag_defer = false;
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
bool flag_noblackbox = false;
bool flag_nowb = false;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
std::map<std::string, std::string> defines_map;
std::list<std::string> include_dirs;
std::list<std::string> attributes;
frontend_verilog_yydebug = false;
sv_mode = false;
formal_mode = false;
norestrict_mode = false;
assume_asserts_mode = false;
lib_mode = false;
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
specify_mode = false;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
default_nettype_wire = true;
args.insert(args.begin()+1, verilog_defaults.begin(), verilog_defaults.end());
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) {
std::string arg = args[argidx];
if (arg == "-sv") {
sv_mode = true;
continue;
}
if (arg == "-formal") {
formal_mode = true;
continue;
}
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
if (arg == "-noassert") {
noassert_mode = true;
continue;
}
if (arg == "-noassume") {
noassume_mode = true;
continue;
}
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (arg == "-norestrict") {
norestrict_mode = true;
continue;
}
if (arg == "-assume-asserts") {
assume_asserts_mode = true;
continue;
}
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
if (arg == "-assert-assumes") {
assert_assumes_mode = true;
continue;
}
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
if (arg == "-debug") {
flag_dump_ast1 = true;
flag_dump_ast2 = true;
flag_dump_vlog1 = true;
flag_dump_vlog2 = true;
frontend_verilog_yydebug = true;
continue;
}
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (arg == "-dump_ast1") {
flag_dump_ast1 = true;
continue;
}
if (arg == "-dump_ast2") {
flag_dump_ast2 = true;
continue;
}
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
if (arg == "-no_dump_ptr") {
flag_no_dump_ptr = true;
continue;
}
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
if (arg == "-dump_vlog1") {
flag_dump_vlog1 = true;
continue;
}
if (arg == "-dump_vlog2") {
flag_dump_vlog2 = true;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
continue;
}
if (arg == "-dump_rtlil") {
flag_dump_rtlil = true;
continue;
}
if (arg == "-yydebug") {
frontend_verilog_yydebug = true;
continue;
}
if (arg == "-nolatches") {
flag_nolatches = true;
continue;
}
if (arg == "-nomeminit") {
flag_nomeminit = true;
continue;
}
if (arg == "-nomem2reg") {
flag_nomem2reg = true;
continue;
}
if (arg == "-mem2reg") {
flag_mem2reg = true;
continue;
}
if (arg == "-ppdump") {
flag_ppdump = true;
continue;
}
if (arg == "-nopp") {
flag_nopp = true;
continue;
}
if (arg == "-nodpi") {
flag_nodpi = true;
continue;
}
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
if (arg == "-noblackbox") {
flag_noblackbox = true;
continue;
}
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (arg == "-lib") {
lib_mode = true;
defines_map["BLACKBOX"] = string();
continue;
}
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
if (arg == "-nowb") {
flag_nowb = true;
continue;
}
if (arg == "-specify") {
specify_mode = true;
continue;
}
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (arg == "-noopt") {
flag_noopt = true;
continue;
}
if (arg == "-icells") {
flag_icells = true;
continue;
}
Upgrade to yosys-0.9
2019-11-27 15:40:39 -06:00
if (arg == "-pwires") {
flag_pwires = true;
continue;
}
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
if (arg == "-ignore_redef" || arg == "-nooverwrite") {
flag_nooverwrite = true;
flag_overwrite = false;
continue;
}
if (arg == "-overwrite") {
flag_nooverwrite = false;
flag_overwrite = true;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
continue;
}
if (arg == "-defer") {
flag_defer = true;
continue;
}
if (arg == "-noautowire") {
default_nettype_wire = false;
continue;
}
if (arg == "-setattr" && argidx+1 < args.size()) {
attributes.push_back(RTLIL::escape_id(args[++argidx]));
continue;
}
if (arg == "-D" && argidx+1 < args.size()) {
std::string name = args[++argidx], value;
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
size_t equal = name.find('=');
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (equal != std::string::npos) {
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
value = name.substr(equal+1);
name = name.substr(0, equal);
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
}
defines_map[name] = value;
continue;
}
if (arg.compare(0, 2, "-D") == 0) {
size_t equal = arg.find('=', 2);
std::string name = arg.substr(2, equal-2);
std::string value;
if (equal != std::string::npos)
value = arg.substr(equal+1);
defines_map[name] = value;
continue;
}
if (arg == "-I" && argidx+1 < args.size()) {
include_dirs.push_back(args[++argidx]);
continue;
}
if (arg.compare(0, 2, "-I") == 0) {
include_dirs.push_back(arg.substr(2));
continue;
}
break;
}
extra_args(f, filename, args, argidx);
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
log_header(design, "Executing Verilog-2005 frontend: %s\n", filename.c_str());
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
log("Parsing %s%s input from `%s' to AST representation.\n",
formal_mode ? "formal " : "", sv_mode ? "SystemVerilog" : "Verilog", filename.c_str());
AST::current_filename = filename;
AST::set_line_num = &frontend_verilog_yyset_lineno;
AST::get_line_num = &frontend_verilog_yyget_lineno;
current_ast = new AST::AstNode(AST::AST_DESIGN);
lexin = f;
std::string code_after_preproc;
if (!flag_nopp) {
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
code_after_preproc = frontend_verilog_preproc(*f, filename, defines_map, design->verilog_defines, include_dirs);
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (flag_ppdump)
log("-- Verilog code after preprocessor --\n%s-- END OF DUMP --\n", code_after_preproc.c_str());
lexin = new std::istringstream(code_after_preproc);
}
frontend_verilog_yyset_lineno(1);
frontend_verilog_yyrestart(NULL);
frontend_verilog_yyparse();
frontend_verilog_yylex_destroy();
for (auto &child : current_ast->children) {
if (child->type == AST::AST_MODULE)
for (auto &attr : attributes)
if (child->attributes.count(attr) == 0)
child->attributes[attr] = AST::AstNode::mkconst_int(1, false);
}
if (flag_nodpi)
error_on_dpi_function(current_ast);
Update yosys to latest version + add simulation in fpga_flow
2019-05-23 18:55:49 -05:00
AST::process(design, current_ast, flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog1, flag_dump_vlog2, flag_dump_rtlil, flag_nolatches,
Upgrade to yosys-0.9
2019-11-27 15:40:39 -06:00
flag_nomeminit, flag_nomem2reg, flag_mem2reg, flag_noblackbox, lib_mode, flag_nowb, flag_noopt, flag_icells, flag_pwires, flag_nooverwrite, flag_overwrite, flag_defer, default_nettype_wire);
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
if (!flag_nopp)
delete lexin;
delete current_ast;
current_ast = NULL;
log("Successfully finished Verilog frontend.\n");
}
} VerilogFrontend;
struct VerilogDefaults : public Pass {
VerilogDefaults() : Pass("verilog_defaults", "set default options for read_verilog") { }
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
void help() YS_OVERRIDE
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" verilog_defaults -add [options]\n");
log("\n");
log("Add the specified options to the list of default options to read_verilog.\n");
log("\n");
log("\n");
log(" verilog_defaults -clear\n");
log("\n");
log("Clear the list of Verilog default options.\n");
log("\n");
log("\n");
log(" verilog_defaults -push\n");
log(" verilog_defaults -pop\n");
log("\n");
log("Push or pop the list of default options to a stack. Note that -push does\n");
log("not imply -clear.\n");
log("\n");
}
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
void execute(std::vector<std::string> args, RTLIL::Design*) YS_OVERRIDE
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
{
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
if (args.size() < 2)
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
cmd_error(args, 1, "Missing argument.");
if (args[1] == "-add") {
verilog_defaults.insert(verilog_defaults.end(), args.begin()+2, args.end());
return;
}
if (args.size() != 2)
cmd_error(args, 2, "Extra argument.");
if (args[1] == "-clear") {
verilog_defaults.clear();
return;
}
if (args[1] == "-push") {
verilog_defaults_stack.push_back(verilog_defaults);
return;
}
if (args[1] == "-pop") {
if (verilog_defaults_stack.empty()) {
verilog_defaults.clear();
} else {
verilog_defaults.swap(verilog_defaults_stack.back());
verilog_defaults_stack.pop_back();
}
return;
}
}
} VerilogDefaults;
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
struct VerilogDefines : public Pass {
VerilogDefines() : Pass("verilog_defines", "define and undefine verilog defines") { }
void help() YS_OVERRIDE
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" verilog_defines [options]\n");
log("\n");
log("Define and undefine verilog preprocessor macros.\n");
log("\n");
log(" -Dname[=definition]\n");
log(" define the preprocessor symbol 'name' and set its optional value\n");
log(" 'definition'\n");
log("\n");
log(" -Uname[=definition]\n");
log(" undefine the preprocessor symbol 'name'\n");
log("\n");
}
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) {
std::string arg = args[argidx];
if (arg == "-D" && argidx+1 < args.size()) {
std::string name = args[++argidx], value;
size_t equal = name.find('=');
if (equal != std::string::npos) {
value = name.substr(equal+1);
name = name.substr(0, equal);
}
design->verilog_defines[name] = std::pair<std::string, bool>(value, false);
continue;
}
if (arg.compare(0, 2, "-D") == 0) {
size_t equal = arg.find('=', 2);
std::string name = arg.substr(2, equal-2);
std::string value;
if (equal != std::string::npos)
value = arg.substr(equal+1);
design->verilog_defines[name] = std::pair<std::string, bool>(value, false);
continue;
}
if (arg == "-U" && argidx+1 < args.size()) {
std::string name = args[++argidx];
design->verilog_defines.erase(name);
continue;
}
if (arg.compare(0, 2, "-U") == 0) {
std::string name = arg.substr(2);
design->verilog_defines.erase(name);
continue;
}
break;
}
if (args.size() != argidx)
cmd_error(args, argidx, "Extra argument.");
}
} VerilogDefines;
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
YOSYS_NAMESPACE_END
// the yyerror function used by bison to report parser errors
void frontend_verilog_yyerror(char const *fmt, ...)
{
va_list ap;
char buffer[1024];
char *p = buffer;
va_start(ap, fmt);
p += vsnprintf(p, buffer + sizeof(buffer) - p, fmt, ap);
va_end(ap);
p += snprintf(p, buffer + sizeof(buffer) - p, "\n");
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
YOSYS_NAMESPACE_PREFIX log_file_error(YOSYS_NAMESPACE_PREFIX AST::current_filename, frontend_verilog_yyget_lineno(),
"%s", buffer);
Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
exit(1);
}