OpenFPGA/yosys/tests/errors/syntax_err09.v

4 lines
42 B
Coq
Raw Normal View History

module a(input wire x = 1'b0);
endmodule