riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/errors/syntax_err04.v

5 lines
32 B
Coq
Raw Normal View History

Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
module a;
wire [3]x;
endmodule