OpenFPGA/yosys/techlibs/xilinx/.gitignore

3 lines
30 B
Plaintext
Raw Normal View History

brams_init.mk
brams_init_*.vh