OpenFPGA/yosys/examples/osu035/example.v

4 lines
109 B
Coq
Raw Normal View History

module top (input clk, input [7:0] a, b, output reg [15:0] c);
always @(posedge clk) c <= a * b;
endmodule